

# Élan<sup>TM</sup>SC410

## Single-Chip PC/AT-Compatible Microcontroller

### DISTINCTIVE CHARACTERISTICS

- **E86<sup>TM</sup> family of x86 embedded processors**
  - Offers improved time-to-market, software migration, and field-proven development tools
- **Highly integrated single-chip CPU with a complete set of common peripherals**
  - Accelerates time-to-market with simplified hardware
  - Low-power 0.35 micron process technology
  - Single chip delivers smallest system form factor
  - 33-MHz and 66-MHz operating frequencies
  - No floating point unit
- **Am486<sup>®</sup> CPU core**
  - Robust Microsoft<sup>®</sup> Windows<sup>®</sup> compatible CPU
  - 8K write-back cache for enhanced performance
  - Fully static design with System Management Mode (SMM) for power savings
- **Glueless burst-mode ROM/Flash interface**
  - Reduces system cost by allowing mask ROM and Flash at the same time with three ROM/Flash chip selects
- **Glueless DRAM controller**
  - Allows mixed DRAM types on a per-bank basis to reduce system cost
- **Standard PC/AT system logic (PICs, DMACs, timer, RTC)**
  - DOS, ROM-DOS, Windows, x86 RTOS, and industry-standard BIOS support
  - Leverages the benefits of desktop computing environment at embedded price points
- **Local bus and ISA bus interface**
  - Reduces time-to-market with a wide variety of off-the-shelf companion chips
- **Bidirectional parallel port with EPP mode**
- **16550-compatible UART**
- **IrDA infrared port for wireless communication**
  - Standard and high-speed
- **Keyboard interface**
  - Matrix keyboard support with up to 15 rows and 8 columns
  - SCP-emulation mode for PC/AT and XT keyboard support
- **Comprehensive power management unit**
  - Seven modes of operation allow fine-tuning of power requirements for maximum battery life
  - Provides a superset of APM 1.2 features

### GENERAL DESCRIPTION

Targeted specifically for embedded systems, the Élan<sup>TM</sup>SC410 microcontroller is a single-chip solution that combines the proven performance of an enhanced Am486 CPU microprocessor with the compatibility of a PC/AT chipset in an advanced 0.35 micron process.

Leveraging the benefits of the x86 desktop computing environment, the ÉlanSC410 microcontroller integrates all of the common logic and I/O functionality associated with an PC/AT computing system into a single device, eliminating the need for multiple peripheral chips.

Fully integrated peripherals include two 8259A-compatible programmable interrupt controllers (PICs), two 8237A-compatible DMA controllers, an 8254-compatible timer, a 16550 UART, an IrDA controller, VL-bus


and ISA bus controllers, a real-time clock (RTC), and an EPP parallel port.

The ÉlanSC410 microcontroller uses the industry-standard 486 microprocessor instruction set. All software written for the x86 architecture family is compatible with the ÉlanSC410 microcontroller.

The ÉlanSC410 microcontroller is a fully static design and includes an advanced power management unit. Operating voltages are 2.7 V–3.3 V with 5-volt-tolerant I/O pads. Orderable in both 33 MHz and 66 MHz peak processor speeds, the product is available in the ultra-small 292 ball grid array (BGA) package.

## ORDERING INFORMATION

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of the elements below.




Valid Combinations	
ELANSC410-33	AC
ELANSC410-66	


### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.


# BLOCK DIAGRAM



# MAXIMAL SYSTEM DESIGN WITH TRADE-OFFS



# LOGIC SYMBOL



**Note:** / = Two functions available on the pin at the same time. { } = Function during hardware reset. [ ] = Alternative function selected by firmware configuration. [[ ]] = Alternate function selected by a hardware configuration pin state at power-on reset.

## PIN DESIGNATIONS (Pin Number)—ÉlanSC410 Microcontroller

Pin No.	Signal Name	Pin No.	Signal Name	Pin No.	Signal Name
A1	KBD_COL5/PIRQ6	B19	KBD_ROW0 [CASL2]	D17	GPIO_CS3 [[DBUFRDH]]
A2	KBD_COL2/PIRQ3	B20	VL_RST	D18	VL_W/R
A3	KBD_ROW13 [[R32BFOE]]	C1	KBD_ROW11 [SBHE]	D19	VL_LRDY
A4	D15	C2	KBD_ROW8 [PDRQ1]	D20	VL_BE3
A5	D12	C3	KBD_COL4/PIRQ5	E1	V <sub>CC</sub> _BUS
A6	D9	C4	GPIO_CS4 [[DBUFOE]]	E2	KBD_COL0 [XT_DATA]
A7	D7	C5	KBD_COL7	E3	KBD_ROW9 [PIRQ2]
A8	V <sub>CC</sub> _MEM	C6	D13	E4	GND
A9	D4	C7	D10	E17	VCC_VL
A10	D1	C8	D6	E18	VL_D/C
A11	MWE	C9	D2	E19	VL_LCLK
A12	MA2	C10	MA0 {CFG0}	E20	VL_BE1
A13	V <sub>CC</sub> _MEM	C11	MA4	F1	SD4 [D20]
A14	MA5	C12	MA7	F2	SD1 [D17]
A15	MA8	C13	MA10	F3	KBD_ROW12 [MCS16]
A16	MA11	C14	CASL1	F4	GND
A17	CASH1	C15	RAS0	F17	VL_LDEV
A18	V <sub>CC</sub> _MEM	C16	KBD_ROW5 [RAS3]	F18	VL_BE2
A19	VL_BLAST	C17	KBD_ROW2 [CASH2]	F19	VL_BE0
A20	VL_BRDY	C18	GPIO_CS2 [[DBUFRDL]]	F20	SA24
B1	V <sub>CC</sub> _MEM	C19	VL_ADS	G1	SD6 [D22]
B2	KBD_COL6/PIRQ7	C20	VL_M/I <sub>O</sub>	G2	SD3 [D19]
B3	KBD_COL3/PIRQ4	D1	KBD_COL1 [XT_CLK]	G3	SD0 [D16]
B4	V <sub>CC</sub> _MEM	D2	KBD_ROW10 [BALE]	G4	GND
B5	D14	D3	KBD_ROW7 [PDACK1]	G17	VCC_VL
B6	D11	D4	GND	G18	GPIO20
B7	D8	D5	GND	G19	SA22
B8	D5	D6	GND	G20	SA21
B9	D3	D7	GND	H1	V <sub>CC</sub> _BUS
B10	D0	D8	GND	H2	SD5 [D21]
B11	MA1 {CFG1}	D9	GND	H3	SD2 [D18]
B12	MA3 {CFG3}	D10	GND	H4	GND
B13	MA6	D11	GND	H8	GND
B14	MA9	D12	GND	H9	GND
B15	CASL0	D13	CASH0	H10	GND
B16	V <sub>CC</sub> _MEM	D14	RAS1	H11	GND
B17	KBD_ROW6 [MA12]	D15	KBD_ROW4 [RAS2]	H12	GND
B18	KBD_ROW3 [CASH3]	D16	KBD_ROW1 [CASL3]	H13	GND

PIN DESIGNATIONS (Pin Number)—ÉlanSC410 Microcontroller (Continued)

Pin No.	Signal Name	Pin No.	Signal Name	Pin No.	Signal Name
H17	SA25	L10	GND	P3	Reserved
H18	SA23	L11	GND	P4	V <sub>CC</sub> _CPU
H19	SA20	L12	GND	P17	V <sub>CC</sub>
H20	SA18	L13	GND	P18	V <sub>CC</sub> _SYS
J1	SD10 [D26]	L17	V <sub>CC</sub>	P19	SA1
J2	SD7 [D23]	L18	SA10	P20	SA4
J3	V <sub>CC</sub> _BUS	L19	SA9	R1	[[BDNSCN_TDI]]
J4	GND	L20	SA11	R2	Reserved
J8	GND	M1	V <sub>CC</sub> _BUS	R3	Reserved
J9	GND	M2	[[BDNSCN_TDO]]	R4	V <sub>CC</sub> _CPU
J10	GND	M3	Reserved	R17	GND
J11	GND	M4	V <sub>CC</sub> _CPU	R18	ROMCS0
J12	GND	M8	GND	R19	IOW
J13	GND	M9	GND	R20	SA2
J17	V <sub>CC</sub> _SYS	M10	GND	T1	VCC_PP
J18	SA19	M11	GND	T2	Reserved
J19	SA17	M12	GND	T3	GPIO22 [PPOEN]
J20	SA14	M13	GND	T4	V <sub>CC</sub> _CPU
K1	SD11 [D27]	M17	V <sub>CC</sub>	T17	GND
K2	SD9 [D25]	M18	SA7	T18	MEMW
K3	SD8 [D24]	M19	V <sub>CC</sub> _SYS	T19	ROMCS1
K4	V <sub>CC</sub> _CPU	M20	SA8	T20	SA0
K8	GND	N1	SD14 [D30]	U1	Reserved
K9	GND	N2	Reserved	U2	GPIO25 [ACK]
K10	GND	N3	[[BDNSCN_TMS]]	U3	GPIO24 [BUSY]
K11	GND	N4	V <sub>CC</sub> _CPU	U4	GPIO23 [SLCT]
K12	GND	N8	GND	U5	GND
K13	GND	N9	GND	U6	GND
K17	SA16	N10	GND	U7	GND
K18	SA15	N11	GND	U8	GND
K19	SA13	N12	GND	U9	GND
K20	SA12	N13	GND	U10	GND
L1	SD12 [D28]	N17	V <sub>CC</sub>	U11	GND
L2	SD13 [D29]	N18	SA3	U12	GND
L3	SD15 [D31]	N19	SA5	U13	GND
L4	V <sub>CC</sub> _CPU	N20	SA6	U14	GND
L8	GND	P1	Reserved	U15	GND
L9	GND	P2	[[BDNSCN_TCK]]	U16	GND

## PIN DESIGNATIONS (Pin Number)—ÉlanSC410 Microcontroller (Continued)

Pin No.	Signal Name	Pin No.	Signal Name	Pin No.	Signal Name
U17	GND	V19	GPIO_CS0	Y1	VCC_PP
U18	VCC_SYS	V20	ROMRD	Y2	GPIO28 [INIT]
U19	ROMWR	W1	GPIO30 [ $\overline{\text{AFDT}}$ ]	Y3	LF_INT
U20	$\overline{\text{IOR}}$	W2	GPIO26 [PE]	Y4	32KXTAL2
V1	Reserved	W3	GPIO29 [SLCTIN]	Y5	GND_ANALOG
V2	GPIO31 [STRB]	W4	LF_LS	Y6	32KXTAL1
V3	GPIO21 [PPDWE]	W5	Reserved	Y7	RESET
V4	GPIO27 [ERROR]	W6	VCC_A	Y8	$\overline{\text{DTR}}$
V5	LF_HS	W7	VCC_RTC	Y9	SIRIN
V6	BBATSEN	W8	$\overline{\text{RTS}}$	Y10	SOUT
V7	SPKR	W9	VCC_SER	Y11	BNDSCN_EN
V8	SROUT	W10	$\overline{\text{DSR}}$	Y12	SUS_RES/KBD_ROW14
V9	$\overline{\text{DCD}}$	W11	SIN	Y13	$\overline{\text{BL1}}$
V10	$\overline{\text{CTS}}$	W12	ACIN	Y14	GPIO18
V11	RIN	W13	$\overline{\text{BL2}}$	Y15	GPIO15
V12	RSTDRV	W14	$\overline{\text{BL0}}$ [CLK_IO]	Y16	VCC_SYS
V13	VCC_SYS	W15	GPIO17	Y17	GPIO_CS12 [PDRQ0]
V14	GPIO19 [LBL2]	W16	GPIO_CS14	Y18	GPIO_CS9 [TC]
V15	GPIO16	W17	GPIO_CS11 [ $\overline{\text{PDACK0}}$ ]	Y19	GPIO_CS7 [PIRQ1]
V16	GPIO_CS13	W18	GPIO_CS8 [PIRQ0]	Y20	GPIO_CS1
V17	GPIO_CS10 [AEN]	W19	GPIO_CS5 [ $\overline{\text{IOCS16}}$ ]		
V18	GPIO_CS6 [IOCHRDY]	W20	$\overline{\text{MEMR}}$		



PIN DESIGNATIONS (Pin Name)—ÉlanSC410 Microcontroller

Signal Name	Pin No.	Signal Name	Pin No.	Signal Name	Pin No.
ACIN	W12	D10	C7	GND	E4
[ACK] GPIO25	U2	D11	B6	GND	F4
[AEN] GPIO_CS10	V17	D12	A5	GND	G4
[AFDT] GPIO30	W1	D13	C6	GND	H4
[BALE] KBD_ROW10	D2	D14	B5	GND	H8
BBATSEN	V6	D15	A4	GND	H9
BNDSCN_EN	Y11	[D16] SD0	G3	GND	H10
[[BDNSCN_TCK]]	P2	[D17] SD1	F2	GND	H11
[[BDNSCN_TDI]]	R1	[D18] SD2	H3	GND	H12
[[BDNSCN_TDO]]	M2	[D19] SD3	G2	GND	H13
[[BDNSCN_TMS]]	N3	[D20] SD4	F1	GND	J4
BL0 [CLK_IO]	W14	[D21] SD5	H2	GND	J8
BL1	Y13	[D22] SD6	G1	GND	J9
BL2	W13	[D23] SD7	J2	GND	J10
[BUSY] GPIO24	U3	[D24] SD8	K3	GND	J11
CASH0	D13	[D25] SD9	K2	GND	J12
CASH1	A17	[D26] SD10	J1	GND	J13
[CASH2] KBD_ROW2	C17	[D27] SD11	K1	GND	K8
[CASH3] KBD_ROW3	B18	[D28] SD12	L1	GND	K9
CASL0	B15	[D29] SD13	L2	GND	K10
CASL1	C14	[D30] SD14	N1	GND	K11
[CASL2] KBD_ROW0	B19	[D31] SD15	L3	GND	K12
[CASL3] KBD_ROW1	D16	[[DBUFOE]] GPIO_CS4	C4	GND	K13
{CFG0} MA0	C10	[[DBUFRDH]] GPIO_CS3	D17	GND	L8
{CFG1} MA1	B11	[[DBUFRDL]] GPIO_CS2	C18	GND	L9
{CFG3} MA3	B12	DCD	V9	GND	L10
[CLK_IO] BL0	W14	DSR	W10	GND	L11
CTS	V10	DTR	Y8	GND	L12
D0	B10	[ERROR] GPIO27	V4	GND	L13
D1	A10	GND	D4	GND	M8
D2	C9	GND	D5	GND	M9
D3	B9	GND	D6	GND	M10
D4	A9	GND	D7	GND	M11
D5	B8	GND	D8	GND	M12
D6	C8	GND	D9	GND	M13
D7	A7	GND	D10	GND	N8
D8	B7	GND	D11	GND	N9
D9	A6	GND	D12	GND	N10

## PIN DESIGNATIONS (Pin Name)—ÉlanSC410 Microcontroller (Continued)

Signal Name	Pin No.	Signal Name	Pin No.	Signal Name	Pin No.
GND	N11	GPIO19 [LBL2]	V14	KBD_ROW10 [BALE]	D2
GND	N12	GPIO20	G18	KBD_ROW11 [SBHE]	C1
GND	N13	GPIO21 [PPDWE]	V3	KBD_ROW12 [MCS16]	F3
GND	R17	GPIO22 [PPOEN]	T3	KBD_ROW13 [[R32BFOE]]	A3
GND	T17	GPIO23 [SLCT]	U4	KBD_ROW14 / SUS_RES	Y12
GND	U5	GPIO24 [BUSY]	U3	[LBL2] GPIO19	V14
GND	U6	GPIO25 [ACK]	U2	LF_HS	V5
GND	U7	GPIO26 [PE]	W2	LF_INT	Y3
GND	U8	GPIO27 [ERROR]	V4	LF_LS	W4
GND	U9	GPIO28 [INIT]	Y2	MA0 {CFG0}	C10
GND	U10	GPIO29 [SLCTIN]	W3	MA1 {CFG1}	B11
GND	U11	GPIO30 [AFDT]	W1	MA2	A12
GND	U12	GPIO31 [STRB]	V2	MA3 {CFG3}	B12
GND	U13	[INIT] GPIO28	Y2	MA4	C11
GND	U14	[IOCHRDY] GPIO_CS6	V18	MA5	A14
GND	U15	[IOCS16] GPIO_CS5	W19	MA6	B13
GND	U16	$\overline{\text{IOR}}$	U20	MA7	C12
GND	U17	$\overline{\text{IOW}}$	R19	MA8	A15
GND_ANALOG	Y5	32KXTAL1	Y6	MA9	B14
GPIO_CS0	V19	32KXTAL2	Y4	MA10	C13
GPIO_CS1	Y20	KBD_COL0 [XT_DATA]	E2	MA11	A16
GPIO_CS2 [[DBUFRDL]]	C18	KBD_COL1 [XT_CLK]	D1	[MA12] KBD_ROW6	B17
GPIO_CS3 [[DBUFRDH]]	D17	KBD_COL2/PIRQ3	A2	[MCS16] KBD_ROW12	F3
GPIO_CS4 [[DBUFOE]]	C4	KBD_COL3/PIRQ4	B3	MEMR	W20
GPIO_CS5 [IOCS16]	W19	KBD_COL4/PIRQ5	C3	MEMW	T18
GPIO_CS6 [IOCHRDY]	V18	KBD_COL5/PIRQ6	A1	MWE	A11
GPIO_CS7 [PIRQ1]	Y19	KBD_COL6/PIRQ7	B2	[PDACK0] GPIO_CS11	W17
GPIO_CS8 [PIRQ0]	W18	KBD_COL7	C5	[PDACK1] KBD_ROW7	D3
GPIO_CS9 [TC]	Y18	KBD_ROW0 [CASL2]	B19	[PDRQ0] GPIO_CS12	Y17
GPIO_CS10 [AEN]	V17	KBD_ROW1 [CASL3]	D16	[PDRQ1] KBD_ROW8	C2
GPIO_CS11 [PDACK0]	W17	KBD_ROW2 [CASH2]	C17	[PE] GPIO26	W2
GPIO_CS12 [PDRQ0]	Y17	KBD_ROW3 [CASH3]	B18	[PIRQ0] GPIO_CS8	W18
GPIO_CS13	V16	KBD_ROW4 [RAS2]	D15	[PIRQ1] GPIO_CS7	Y19
GPIO_CS14	W16	KBD_ROW5 [RAS3]	C16	[PIRQ2] KBD_ROW9	E3
GPIO15	Y15	KBD_ROW6 [MA12]	B17	PIRQ3/KBD_COL2	A2
GPIO16	V15	KBD_ROW7 [PDACK1]	D3	PIRQ4/KBD_COL3	B3
GPIO17	W15	KBD_ROW8 [PDRQ1]	C2	PIRQ5/KBD_COL4	C3
GPIO18	Y14	KBD_ROW9 [PIRQ2]	E3	PIRQ6/KBD_COL5	A1


**PIN DESIGNATIONS (Pin Name)—ÉlanSC410 Microcontroller (Continued)**

Signal Name	Pin No.	Signal Name	Pin No.	Signal Name	Pin No.
PIRQ7/KBD_COL6	B2	SA12	K20	[STRB] GPIO31	V2
[PPDWE] GPIO21	V3	SA13	K19	SUS_RES/KBD_ROW14	Y12
[PPOEN] GPIO22	T3	SA14	J20	[TC] GPIO_CS9	Y18
[[R32BFOE]] KBD_ROW13	A3	SA15	K18	VCC	L17
RAS0	C15	SA16	K17	VCC	M17
RAS1	D14	SA17	J19	VCC	N17
[RAS2] KBD_ROW4	D15	SA18	H20	VCC	P17
[RAS3] KBD_ROW5	C16	SA19	J18	VCC_A	W6
Reserved	M3	SA20	H19	VCC_BUS	E1
Reserved	N2	SA21	G20	VCC_BUS	H1
Reserved	P1	SA22	G19	VCC_BUS	J3
Reserved	P3	SA23	H18	VCC_BUS	M1
Reserved	R2	SA24	F20	VCC_CPU	K4
Reserved	R3	SA25	H17	VCC_CPU	L4
Reserved	T2	[SBHE] KBD_ROW11	C1	VCC_CPU	M4
Reserved	U1	SD0 [D16]	G3	VCC_CPU	N4
Reserved	V1	SD1 [D17]	F2	VCC_CPU	P4
Reserved	W5	SD2 [D18]	H3	VCC_CPU	R4
RESET	Y7	SD3 [D19]	G2	VCC_CPU	T4
RIN	V11	SD4 [D20]	F1	VCC_MEM	A8
ROMCS0	R18	SD5 [D21]	H2	VCC_MEM	A13
ROMCS1	T19	SD6 [D22]	G1	VCC_MEM	A18
ROMRD	V20	SD7 [D23]	J2	VCC_MEM	B1
ROMWR	U19	SD8 [D24]	K3	VCC_MEM	B4
RSTDRV	V12	SD9 [D25]	K2	VCC_MEM	B16
RTS	W8	SD10 [D26]	J1	VCC_PP	T1
SA0	T20	SD11 [D27]	K1	VCC_PP	Y1
SA1	P19	SD12 [D28]	L1	VCC_RTC	W7
SA2	R20	SD13 [D29]	L2	VCC_SER	W9
SA3	N18	SD14 [D30]	N1	VCC_SYS	J17
SA4	P20	SD15 [D31]	L3	VCC_SYS	M19
SA5	N19	SIN	W11	VCC_SYS	P18
SA6	N20	SIRIN	Y9	VCC_SYS	U18
SA7	M18	SIROUT	V8	VCC_SYS	V13
SA8	M20	[SLCT] GPIO23	U4	VCC_SYS	Y16
SA9	L19	[SLCTIN] GPIO29	W3	VCC-VL	E17
SA10	L18	SOUT	Y10	VCC_VL	G17
SA11	L20	SPKR	V7	VL_ADS	C19

## PIN DESIGNATIONS (Pin Name)—ÉlanSC410 Microcontroller (Continued)

Signal Name	Pin No.	Signal Name	Pin No.	Signal Name	Pin No.
VL_BE0	F19	VL_BRDY	A20	VL_M/I0	C20
VL_BE1	E20	VL_D/C	E18	VL_RST	B20
VL_BE2	F18	VL_LCLK	E19	VL_W/R	D18
VL_BE3	D20	VL_LDEV	F17	[XT_CLK] KBD_COL1	D1
VL_BLAST	A19	VL_LRDY	D19	[XT_DATA] KBD_COL0	E2


## BGA 292—Plastic Ball Grid Array



Geometric Tolerances		
aaa	0.15	Coplanarity
bbb	0.15	Parallelism

# PHYSICAL DIMENSIONS (CONTINUED)

## BGA 292



Bottom View

### Notes:

1. All dimensions and tolerances conform to ASME Y14.5M-1994.
2. All dimensions are in millimeters.
3. Dimension *b* is measured at the maximum solder ball diameter on a plane parallel to DATUM C.
4. DATUM C and seating plane are defined by the spherical crowns of the solder balls.
5. Number of peripheral rows or columns
6. *S* is measured with respect to DATUMS A and B and defines the position of the solder balls nearest the package centerlines.
7. Conforms to JEP-95, MO-151, Issue B, Variation BAL-2.
8. Corners of encapsulation area need not be square. (Unspecified radius)
9. Package has a 6x6 matrix of thermal balls at the package center. The balls are connected to ground.
10. Not to scale. For reference only.

### Trademarks

© 1997 Advanced Micro Devices, Inc. All rights reserved.

AMD, the AMD logo, and combinations thereof are trademarks of Advanced Micro Devices, Inc. Am386 and Am486 are registered trademarks; Am186, Am188, E86, K86, Élan, Systems in Silicon, and AMD Facts-On-Demand are trademarks; and FusionE86 is a service mark of Advanced Micro Devices, Inc. Microsoft and Windows are registered trademarks of Microsoft Corp. Product names used in this publication are for identification purposes and may be trademarks of their respective companies.